



07/10/97

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No. TIF-15767A

Anticipated Classification:

Class 395 Subclass

Prior Application:

Serial Number: 07/902,191Examiner Tran, D.Art Unit 2318**"EXPRESS MAILING"** Mailing Label No. **EM384221510US**

Date of Deposit: July 10, 1997. This paper is being deposited with the U.S. Postal Service Express Mail Post Office to Addressee Service under 37 CFR 1.10 on the date shown above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Assistant Commissioner for Patents
Washington, DC 20231

Sir:

This is a request for filing a Continuation application under 37 CFR 1.60, parent not abandoned of pending prior application Serial No. 07/902,191 filed on 06/22/92 of Gerard Chauvel, Francis Aussedat, and Pierre Calippe for Protocol Processor Intended for the Execution of a Colletion of Instructions in a Reduced Number of Operations.

1. ☒ Enclosed is a complete copy of the prior application, including the oath or declaration as originally filed and an affidavit or declaration verifying that it is a true copy. (See 7 and 7a for drawing requirements.)
2. ☒ The filing fee is calculated below:

CLAIMS, AS FILED, LESS ANY CLAIMS
CANCELLED BY AMENDMENT BELOW

		NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE \$ 770.00
Total Claims	<u>1</u>	- 20 =	<u>0</u>	x \$22 =	<u>\$ 00.00</u>
Independent Claims	<u>1</u>	- 3 =	<u>0</u>	x \$80 =	<u>\$ 00.00</u>
<u> </u> Multiple Dependent Claims (A fixed surcharge, regardless of the number of such claims.)				x\$230 =	<u> </u>
TOTAL FILING FEE					<u>\$770.00</u>

3. ☒ The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 20-0668. **This form is submitted in triplicate.**
4. ☐ A check in the amount of \$ is enclosed.
5. ☒ Cancel in this application original claims 2-5 of the prior application before calculating the filing fee. (At least one original independent claim must be retained for filing purposes.)
6. ☒ Amend the specification by inserting before the first line the sentence: This is a continuation of application Serial No. 07/902,191, filed 06/22/92.
- 7a. ☐ New formal drawings are enclosed.
- 7b. ☒ Priority of application Serial No. 9107985 filed on 06/27/91 in Protocol Processor Intended for the Execution of a Collection of Instructions in a Reduced Number of Operations is claimed under 35 U.S.C. 119.

- 7c. ☐ The certified copy has been filed in prior application Serial No. _____, filed _____.
8. ☒ The prior application is assigned of record to Texas Instruments. Reel _____, Frame _____.
9. ☒ The power of attorney in the prior application is to (Name, Reg. No. and Address):
William E. Hiller, #18,803; Richard L. Donaldson, #25,673; Jay M. Cantor, #19,906
- 9a. ☒ The power appears in the original papers in the prior application.
- 9b. ☐ Since the power does not appear in the original papers, a copy of the power in the prior application is enclosed.
- 9c. ☒ Address all future communications to (Name, Reg. No. and Address):
Ronald O. Neerings, Reg. No. 34,227
Texas Instruments Incorporated
P.O. Box 655474, MS 219
Dallas, TX 75265
10. ☒ A preliminary amendment is enclosed. (Claims added by this amendment have been properly numbered consecutively beginning with the number next following the highest numbered original claim in the prior application.
11. ☒ I hereby verify that the attached papers are a true copy of prior application Serial No. 07/902,191 as originally filed on 06/22/92.

The undersigned declare further that all statements made herein of his own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

July 10, 1997

Date


Ronald O. Neerings, Reg. No. 34,227

- ☐ Inventor(s)
☐ Attorney or agent of record
☐ Assignee of complete interest
☒ Filed under 1.34(a)

Address of signer:

Texas Instruments Incorporated
P.O. Box 655474, MS 219
Dallas, TX 75265
(972) 995-1804

**PROTOCOL PROCESSOR INTENDED FOR THE EXECUTION OF A COLLECTION
OF INSTRUCTIONS IN A REDUCED NUMBER OF OPERATIONS**

The present invention relates to processors and more particularly concerns protocol processors.

The tendency to denser and denser integration of computer hardware leads to the requirement to have
5 greater and greater computational power available for this hardware.

In every application, there are differing information processing needs.

Two classes of processing are distinguished,
10 - scalar processing not calling upon a dedicated digital processor (DSP)
- vector processing calling upon a DSP.

Scalar processing encompasses a high-level task which is the monitoring of the application or the manage-
15 ment of functioning and tasks which are generally carried out by hard-wired logic or a processor which are the protocol processing.

Vector processing includes signal processing tasks generally carried out by a DSP and matrix computa-
20 tion which requires a more powerful structure than that of the DSP and which is generally of the "array processor" type.

Currently, in low-cost applications, it is sought to reduce the number of processors to the minimum, so
25 much so that, depending on the type of application, the main processor which monitors the progress of an algorithm will be either a microprocessor, or a DSP. If a protocol processing is needed in this application, it is endeavoured to process this protocol in the processor or
30 in the dedicated digital processor DSP.

Since protocol processing is highly oriented towards bit manipulation and interrupts, it will not be very costly if it is carried out by the microprocessor. By contrast, if a DSP is used, the structure of the
35 processor and the instruction set will be poorly suited and will result in a loss of efficiency in the sense that more instructions will be required and utilization of the available silicon will be poor.

00000000-073097

The same remark may be made as regards matrix processing which can be performed by a DSP since it contains a hard-wired multiplier. However, a microprocessor is very poorly suited to performing such a matrix processing.

The invention therefore aims to create a special processor architecture oriented towards protocol processing and having a very simple structure which is not costly in numbers of transistors, yet makes it possible to unburden the main processor of a system, of simple tasks which are poorly suited to its complexity.

The subject is therefore a protocol processor intended to be associated with at least one main processor of a system with a view to the execution of tasks to which the main processor is not suited, characterised in that it comprises a program part including an incrementation register, a program memory connected to the incrementation register in order to receive addresses thereof, a decoding part intended to receive instructions from the program memory of the program part with a view to executing the said instruction in two cycles, and a data part for executing the instruction.

The invention will be better understood with the aid of the description which will follow, given merely by way of example and made with reference to the attached drawings, in which:

- Fig. 1 is a diagram of the distribution of tasks in an information processing system implementing the use of several processors;
- Fig. 2 is a diagram of an application of a protocol processor to a collection of cellular radios;
- Fig. 3 is a table indicating the performance of a channel encoding/decoding routine;
- Fig. 4 is a table representing the performance a routine for a modem (sic);
- Fig. 5 is a diagram of a communication memory coming into the structure of the protocol

processor according to the invention;

- Fig. 6 represents the writing by a program P1 of parameters for a program P2 in a memory of the system;
- 5 - Fig. 7 is a general overall diagram of a protocol processor according to the invention;
- Fig. 8 is a more detailed overall diagram of the protocol processor of Fig. 7;
- Fig. 9 is a chart representing signals at
10 diverse points of the protocol processor of Fig. 8;
- Fig. 10 represents an instruction set for the protocol processor according to the invention;
- Fig. 11 is a representation of the assigning of
15 instruction bits;
- Fig. 12 represents in detail the various fields;
- Fig. 13 represents the manner in which the condition monitoring block is connected up in
20 the protocol processor according to the invention;
- Fig. 14 is a partial diagram of the means of generating a write pulse;
- Fig. 15 is a table representing an exemplary
25 instruction code for the protocol processor according to the invention;
- Fig. 16 is a diagram of an example showing the advantage of a structure according to the invention in relation to a conventional
30 DSP TMS320 C25 in the generation of a CRC code; and
- Fig. 17 shows an operating diagram for the arithmetic and logic unit of the protocol processor according to the invention.

35 As already indicated in the preamble of the present description, in every application there exist different information processing needs, among which can be distinguished scalar processing and vector processing.

460729-46806880

As represented in Fig. 1, in low-cost applications it is endeavoured to minimise the number of processors, so much so that depending on the type of application, an information processing system comprises a main processor which monitors the progress of the algorithm and consists of either a microprocessor 1, or a DSP 2. In such an application, there is a need for a protocol processing 3 which it is sought to process in the processor 1 or in the DSP 2.

As indicated above, the processing of the protocol is not very costly if it is carried out by the microprocessor 1, but if the DSP 2 is used, the structure of such a processor and the instruction set will be poorly suited and will result in a loss of efficiency due to the requirement of a more sizeable number of instructions and to a poor utilization of silicon.

The same remark may be made as regards matrix processing 4 which can be performed by a DSP 2 since it contains a hard-wired multiplier, but in respect of the execution of which a microprocessor is poorly suited.

Fig. 2 shows a cellular-radio application in which a main processor 5 consists of a dedicated digital processor DSP. It effects both the management of the relevant application and the vocoder part. The protocol processing part is carried out by a dedicated processor 6 adapted to bit processing. The modem part of the system which requires large computational power oriented towards vector processing is embodied in a dedicated processor 7 of the array processor type.

In this case, there is a significant processing need in regard to vectors, with three- to eight-bit accuracy and the core of a DSP generally working on 32 bits is very poorly suited to such a task. Moreover, the silicon integrated circuits of such a system are very poorly utilized.

Another advantage of sharing an application among several processors having differing characteristics, is that each processor works on its own task in parallel

with the others. If, in the example of Fig.2, the three processors 5, 6 and 7 operate at the same clock frequency, the overall power of the circuit is tripled. The factor of efficiency of the instruction set which is adapted to the relevant task must also be added to these advantages.

For two conventional routines for protocol processing, computation of the CRC and identification, the efficiency of the processor 6 in relation to a DSP of the TMS 320 C50 type is 2.2, whereas the ratio in terms of number of transistors for producing two processors is 0.11. The table of Fig. 3 shows the performance of the channel encoding/decoding routines. The second column from the left indicates the routine required for employing a DSP, whereas the third column shows elements of a routine entailing the use of a protocol processor.

It follows from the foregoing that the MIPS/XTOR performance ratio is 19.6 in favour of the protocol processor 6.

In the case of an array processor, such as the processor 7 of the system of Fig. 2, whose performance in respect of modem routines is represented in the table of Fig. 4, it is also shown that for a modem routine, there is also a significant efficiency ratio between the DSP 5 and the processor 7, the gain being 10 in terms of MIPS.

Several processors operating in parallel on different tasks make it possible to increase the processing power. The application is shared among the various processors which must exchange information.

The means of exchange generally consist of a serial link or a communication memory. In Fig. 5 such a communication memory has been represented. In this figure are seen the DSP 5 and the processor 6 of the device of Fig. 2, the core 8 of the DSP 5 is connected to the core 9 of the processor 6 by a synchronising circuit 10. The DSP 5 further includes a program ROM memory 11 and a local RAM memory 12. The protocol processor 6 includes also, a program ROM memory 13 and a local RAM memory 14.

The local RAM memories 12 and 14 of the DSP 5 and of the processor 6 are connected by a common DPRAM memory 15 with dual port. The synchronising of the processes P1 and P2 is performed by a test and set instruction TAS which, as indicated in Fig. 6, makes it possible to ensure that a single processor utilizes the memory 15 (or memory zone) at any moment.

There also exist other process synchronising mechanisms. For example, with the TAS instruction of Fig. 6, the program P1 writes parameters for the program P2 to the DPRAM memory 15.

Since the parameters are related, if P2 accesses the memory 15 during modification by P1, there is a risk of error.

The program P1 tests, with the TAS instruction, whether the memory 15 is available and generates an occupied signal. During modification of the parameters a,b,c and d which are in the memory 15, if the program P2 requests access to this memory zone, its TAS instruction returns an occupied signal to it. The program P1 frees the memory 15 at the end of access and the program P2 can then access the memory if it makes a new request.

As Fig. 5 shows, each processor has its own ROM program memory 11, 13 respectively, a local work memory 12, 14 and a processor core 8, 9. The synchronising means 10 and the DPRAM 15 are common to both processors.

In Fig. 7 has been represented the overall diagram of a protocol processor.

The processor includes a processor proper 16 connected to a program memory 17 by an address bus 18 and an instruction bus 19. It is connected at data-stream level to a main processor 20 across a communication RAM memory 21 connected to each of the processors by a data bus 22, 23 and corresponding address bus 24, 25.

The processor 16 can also be connected by data buses and selection and address buses 27, 28 to a hard-wired logic block 26 permitting the shaping of signals for a particular processing which it would be too costly

to carry out by means of the protocol processor 16. The logic block 26 is moreover connected to the processor 16 by an interrupt line 29.

Fig. 8 shows in more detail the protocol processor according to the invention.

This processor in fact comprises three parts.

A program part denoted with the general reference numeral 30 contains an incrementation register 31 which is incremented with each cycle except when an immediate value PMA is loaded by way of a bus 32. The register 31 generates the address of a memory in the shape of a program 33 which itself generates an instruction on a bus 34. The processor further comprises a decoder part denoted by the general reference numeral 35 which receives the code of the instruction from the program ROM memory 33. This instruction is executed in two cycles in pipeline mode as the diagram of Fig. 9 shows.

During the cycle 1 indicated in this figure, the program memory 33 is read at the address PC1 of the incrementation register 31. At the end of the cycle, the instruction I1 delivered by the program memory 33 is decoded. During cycle 2, the operators of the instruction are read at the addresses specified by the code and the data part 36 which supplements the processor and which will subsequently be described executes the instruction. The result is stored at the address specified by the code of the instruction at the end of cycle 2.

During cycle 2, the decoder 37 of the decoding part executes the same process on the instruction I2 situated at the address PC2 of the register 31.

With each cycle the decoder generates, on the bus 38, the address of the register used in the instruction and/or a RAM memory address on the bus 39. The decoder 37 which also plays the role of monitoring device receives from both sides interrupt signals and test and set signals TAS which are intended for synchronisation. The data part 36 of the processor consists of a bank of registers 40 connected to two multiplexors MUX A and MUX

5

10

15

It includes three classes of instructions:

- Integers : arithmetic and logic operations on integer numbers.

20

- Monitoring : all the operations modifying the value of the incrementation register or PC 31 (Fig. 8).

25

30

35

53 indicates a field @ + shift in which @ indicates that the registers X or B contain the address of access to the common DPRAM memory 44 of Fig. 8.

+ denotes the registers X or B incremented by access to the memory.

Shift denotes the result of the shifted operation in table 10-3 of Fig. 10 prior to writing to the destination register.

54 denotes the SRC1 instructions in which:

K : constant

- DMA : value contained in the DPRAM 44 at the address DMA

10 - Rn : register

55 SRC2/DEST Rm : source and destination register in the case of the operations on "Integers" and destination register in the other cases.

The assigning of the bits of the instruction is defined according to five types as represented in Fig. 11.

The various fields are defined in detail in Fig. 12.

As shown by the instruction set of Fig. 10, certain instructions much used in bit manipulation are not available directly.

It will be seen that the instructions such as:

CMP	Compare
BITC	Bit test
25 BSET	Bit setting
CSIF	Compare and jump

are constructed by adjoining the condition field Cc represented in Fig. 12 to that of the code or of the operation performed in the arithmetic and logic unit.

30 Fig. 13 shows the way in which a condition monitoring block 60 is connected up in the protocol processor according to the invention between the monitoring and decoding device 37 and the stack of registers 40.

35 This condition monitoring block receives on the one hand the information from the state register SW 40d from the register stack 40 and from the condition field of the instruction.

08890894-071097

As Fig. 14 shows in greater detail, the "REG WRITE" or "MEMORY WRITE" signals generate a write pulse if the input of a multiplexor 61 selected by the condition code present on its inputs 62 is at the high level.

5 In this case the result of the operation performed by the arithmetic and logic unit 43 is written to the destination operator.

In the contrary case there is no modification of the destination.

10 The state register SW 40d is assigned by the result of the operation in progress.

Fig. 15 shows an illustrative instruction code. The user code is : CMP (X)+, A. The content of the register A 40c is compounded with the content of the memory address defined by the register X 40a. The result
15 assigns the following state bits :

C = 1 if $A \geq (X)$

Z = 1 if $A = (X)$

N sign of the result

20 Following access, the address contained in X is incremented.

In reality, by selecting the condition code 0 = Never with the ALU code SUB (subtract), the result is achieved since the comparison is a subtraction without
25 modification of the destination. Another example is :

Tag Sub, A, U

If the user bit U has been set to 1, the result of the subtraction : $A - \text{Tag}$ is placed in A, and the state is modified. If $U = 0$, the result is not saved.

30 In Fig. 16 has been represented in a partial view the multiplexor 61 connected up to the register stack 40 of the protocol processor represented in Fig. 13. It is seen in this figure that CMP (X)+, A is equivalent to SUB (X)+, A, Never. The Never condition code selects the
35 input of the multiplexor 61 which is at the "0" level and the pulse WE remains of no effect on the REG. WRITE signal which transfers the result from the arithmetic and logic unit 43 into the register A 40c.

00000000-071097

The example above shows the advantage of such a structure in relation to a DSP TMS320 C25 in the generating of a CRC code.

	Code C25		Number of cycles
5	LAC	R, 15	1
	XOR	CRC	1
	ET	M.8000	1
	Bz	BCR1	2
	LAC	POLYGEN	1
10	XOR	CRC	1
	SACL	CRC	1
	BCR1	LAC	CRC,1
	SACL	CRC	1

15			10

	Code PP.		Number of cycles
20	1)	AND K, A, Never	1
	2)	AND 8000, B, Never	1
	3)	XOR POLYGEN, B, Zd	1
	4)	SLL B	1

			4

The four operations obtained with the aid of the protocol processor according to the invention are detailed with reference to Fig. 17.

OPERATION 1

This is an AND operation for the 0040 bit with the register A 40c (Fig. 13). The result is not written to the register A. Bits Z, C, Zd are set in the manner indicated to the right of the arithmetic and logic unit 43 (Fig. 17).

OPERATION 2

This is an AND logic function for the 8000, B, Ne code.

The CRC code is located in the register B 40b, the most significant bit MSB, that is to say the bit 8000

is tested.

$Z = 1$ if the most significant bit of the register B is zero.

Z from the preceding cycle is transmitted to Z^{-1} .

5 OPERATION 3

XOR POLYGEN, B, Zd.

10 The logic operation XOR between the generating polynomical and the CRC code is next carried out in the arithmetic and logic unit 43. The result is written to the register B 40b if the bit Zd is equal to 1, Zd being defined by the condition $Z \oplus Z^{-1}$.

OPERATION 4 : SLL B

The register B 40b (CRC code) is shifted one position to the left.

15 The architecture of the processor oriented towards the processing of the protocol which has just been described is a very simple structure which is not very costly in terms of number of transistors. It makes it possible to unburden the main processor of simple tasks which are poorly suited to its complexity.

20 Since the protocol processor and the main processor operate in parallel, means of synchronising tasks are provided.

25 The instruction set is limited in the present example to 15 so as to simplify the structure. The instructions are divided into three groups "Integer, Transfer, and Monitoring". In each of these instructions, a conditional field makes it possible to select a condition for saving the result in the destination register.

30 The conditions use the bits of the state register which have been modified by the results from the preceding instruction or instructions.

A bit for validating modification of the state makes possible easy functioning in protected mode.

08390894-071097

CLAIMS

1. Protocol processor intended to be associated with at least one main processor of a system with a view to the execution of tasks to which the main processor is not suited, characterised in that it comprises a program part (30) including an incrementation register (31), a program memory (33) connected to the incrementation register (31) in order to receive addresses thereof, a decoding part (35) intended to receive instructions from the program memory (33) of the program part (30) with a view to executing the said instruction in two cycles, and a data part (36) for executing the instruction.
2. Protocol processor according to Claim 1, characterised in that the decoding part (35) comprises a decoder (37) intended, in each cycle, to generate the address of a register used in the instruction and/or a RAM memory address, the decoder (37) also providing the function of monitoring device receiving interrupt signals and test and set-up signals (TAS) intended for synchronising the system.
3. Protocol processor according to one of Claims 1 and 2, characterised in that the data part (36) consists of a bank of registers (40) connected to multiplexers A and B (41, 42) which are intended to select the various registers or the RAM memories at the input of an arithmetic and logic unit (43), one operation defined in the field of an instruction being executed between two values at the inputs of the arithmetic and logic and shift unit (43) and the result of this operation being carried within the same cycle to the intended address contained in a memory (44) common to the protocol processor and to a main processing unit (45) with which it is associated.
4. Protocol processor according to one of Claims 1 to 3, characterised in that an instruction set composed of at least one field of execution conditions (Figure 10) which is intended therefor comprises three classes of instructions:

- integers corresponding to arithmetic and logic operations on integer numbers,

- transfer corresponding to the transfer operations between register and memory,

5 - monitoring, corresponding to the monitoring of all the operations modifying the value of the incrementation register (31).

5. Protocol processor according to one of Claims 3 and 4, characterised in that it further comprises a
10 condition monitoring block (60) connected up between the monitoring and decoding device (37) and the stack of registers (40), the condition monitoring block (60) receiving information from the register SW (40d) of the
15 stack of registers (40) and from the condition field of an instruction to be executed.

460729-4606830

ABSTRACT

Protocol processor intended to be associated with at least one main processor of a system with a view to the execution of tasks to which the main processor is not suited, characterised in that it comprises a program part (30) including an incrementation register (31), a program memory (33) connected to the incrementation register (31) in order to receive addresses thereof, a decoding part (35) intended to receive instructions from the program memory (33) of the program part (30) with a view to executing the said instruction in two cycles, and a data part (36) for executing the instruction.

Figure 8

0890894-074097

**APPLICATION FOR UNITED STATES PATENT
DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in this declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America except **Application No. 9107985 filed on June 27, 1991 in France** and from which priority is claimed under 35 USC 119; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Title: **PROTOCOL PROCESSOR INTENDED FOR THE EXECUTION OF A
COLLECTION OF INSTRUCTIONS IN A REDUCED NUMBER OF
OPERATIONS**

Power of Attorney: I hereby appoint the following attorneys to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Richard L. Donaldson, Reg. No. 25,673
Jay M. Cantor, Reg. No. 19,906
William E. Hiller, Reg. No. 18,803

Send Correspondence to:


Telephone: 214/995-1364

Texas Instruments Incorporated
Attn: William E. Hiller
P.O. Box 655474, M/S 219
Dallas, TX 75265

(1) Name of Inventor: Gerard Chauvel

Residence and Post Office Address: Les Vergers de Val Constance
Chemin de la Suquette
06600 Antibes, France

Country of Citizenship: France


Signature of Inventor: 

Date: June 12, 1992

(2) Name of Inventor: Francis Aussedat

Residence and Post Office Address: 28 B. Rue de Belfort
92000 Nanterre, France

Country of Citizenship: France


Signature of Inventor: 

Date: JUNE 12, 92

(3) Name of Inventor: Pierre Calippe



Residence and Post Office Address: 121, Rue Anatole France
92300 Levallois-Perret, France

Country of Citizenship: France

Signature of Inventor: 

Date: JUNE 12, 92

1 / 10

FIG. 1FIG. 2

260740-4630680

PERFORMANCE OF CHANNEL CODEC ROUTINES



routes	DSP utilisation C5x	proc. protocol PP utilisation
16 bit CRC identification	6 instr/ bit 5 instr/ bit	4 instr/ bit 1 instr/ bit
RATIO		
sel/instr efficiency no. of trans. MIPS	x1 58 KTx 28 MIPS	x2.2 6.5 KTx 28x2.2=62 MIPS DSP


FIG · 3

PERFORMANCE OF MODEM ROUTINES

routes	DSP utilisation C5x	array proc.
metric computation 57 symbols (4 samples)	43800 cycles	4400 cycles
RATIO		
instruction setting efficiency MIPS	x1 28 MIPS	x10 28x10= 280 MIPS DSP

FIG · 4

FIG. 5FIG. 6

FIG. 7






FIG. 10

op code											
TYPE											
0	0_0	ALU	Cc	1	K	W	Rm			K	
1	0_1	ALU	Cc	1	DMA	W	Rm			DMA	IL
2	1_0	ALU	Cc	1	@	+	W	Rm	Rn	FP	S
3	1_1	code	Cc		@	D	W			PMA	
4	1_1	code	Cc		@	+	W		Rn		

integer/transfer

monitori

FIG. 11

ALU		Code		Cc	
0	- sub	0	- ST type 1	0	- never
1	- CPL	1	- ST type 2	1	- always
2	- add	2	- B type 3	2	- Z
3	- and	3	- B type 4	3	- NZ
4	- or	4	- CALL	4	- ZD
5	- XOR	5	- RTS	5	- C
6	- PASSA	6	- RTI	6	- NC
7	- SUBC	7	- STOP	7	- user

Rm/Rn		W		L		S	
0	- PO	0	- R/W byte	0	- Rm low	0	- PASS
1	- P1	1	- R/W word	1	- Rm high	1	- SRA
2	- A					2	- SLL
3	- B					3	- SRL
4	- X						
5	- PC						
6	- SW						
7	- SP						

L	
0	- DMA/Rn low
1	- DMA/Rn high

FIG. 12




FIG. 13




FIG. 14




FIG. 15





FIG. 16



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Gerard Chauvel, et al.

Serial No.: (Rule 60 Continuation of 07/902,191)

Filed: herewith

For: PROTOCOL PROCESSOR FOR THE EXECUTION OF A COLLECTION OF
INSTRUCTIONS IN A REDUCED NUMBER OF OPERATIONS

TIF-15767A

Examiner: D. Tran


Art Unit: 2302

AMENDMENT TRANSMITTAL FORM

Assistant Commissioner for Patents
Washington, D. C. 20231

Dear Sir:


MAILING CERTIFICATE UNDER 37 C.F.R. §1.8(A)
I hereby certify that the above correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on **July 10, 1997.**


Ronald O. Neerings, Reg. No. 34,227

Transmitted herewith is a Preliminary Amendment in the above-identified application. The fee has been calculated as shown below:

CLAIMS AS AMENDED						
	CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE	ADDITIONAL FEE
Total Claims	28	Minus	20	= 8	x \$22 =	\$ 176.00
Independent Claims	3	Minus	3	= 0	x \$80 =	\$ 000.00
TOTAL ADDITIONAL FEE FOR THIS AMOUNT						\$ 176.00

Under 37 C.F.R. §1.15(k) charge the total additional fee, and any further fees, or credit overpayment to Deposit Account No. 20-0668. **This form is submitted in triplicate.**


Ronald O. Neerings, Reg. No. 34,227
Attorney for Applicants

Texas Instruments Incorporated
P.O. Box 655474, MS 219
Dallas, TX 75265
(972) 995-1804

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Gerard Chauvel, et al.

Serial No.: (Rule 60 Continuation of 07/902,191)

Filed: herewith

For: PROTOCOL PROCESSOR FOR THE EXECUTION OF A COLLECTION OF
INSTRUCTIONS IN A REDUCED NUMBER OF OPERATIONS

TIF-15767A

Examiner: D. Tran

Art Unit: 2302


PRELIMINARY AMENDMENT

Assistant Commissioner for Patents

Washington, D.C. 20231

Dear Sir:

MAILING CERTIFICATE UNDER 37 C.F.R. §1.8(A)
I hereby certify that the above correspondence is being deposited
with the U.S. Postal Service as First Class Mail in an envelope
addressed to: Assistant Commissioner for Patents, Washington,
D.C. 20231 on **July 10, 1997**.


Ronald O. Neerings, Reg. No. 134,227

Please amend the above-identified application prior to examination of the above-identified
application:

IN THE TITLE OF THE INVENTION:

Please change the title of the invention from "Protocol Processor Intended for the Execution
of a Collection of Instructions in a Reduced Number of Operations" to --Multiple Processor
Apparatus Having A Protocol Processor Intended for the Execution of a Collection of Instructions
in a Reduced Number of Operations--.

IN THE ABSTRACT:

Line 4, cancel “, characterised in that it” and insert in lieu thereof --. The protocol processor--.

Line 10, change “the said” to --an--.

IN THE SPECIFICATION:

Page 1, line 9, change the comma “,” to a colon --:--.

Page 1, line 11, change “digital” to --digital signal--.

Page 1, line 11, change “(DSP)” to --(DSP) and--

Page 1, line 16, change “processor” to --processor and--.

Page 1, line 16, change “are the” to --may be identified as--.

Page 1, line 30, change “digital” to --digital signal--.

Page 2, line 35, cancel “the”.

Page 2, line 36, change “a routine” to --routines--.

Page 2, line 36, cancel “(sic)”.

Page 2, line 37, change “a”, second occurrence, to --a data processor system including a main processor and a protocol processor with a--.

Page 2, line 38, change “coming into” to --being interconnected between the main processor and--.

Page 4, line 22, change “consists of” to --comprises--.

Page 4, line 22, change “digital” to --digital signal--.

Page 5, line 30, change “consists of” to --comprises--.

Page 5, line 34, change “, the” to --. The--.

Page 5, line 35, change “synchronising” to --synchronizing--.

Page 6, lines 3, 8 and 25, change "synchrononising" to --synchronizing--.

Page 7, line 18, cancel "the" (first occurrence).

Page 7, line 18, change "this figure" to --Figure 9--.

Page 7, line 36, change "synchronisation" to --synchronization--.

Page 7, line 37, change "consists of" to --comprising--.

Page 7, line 38, change "multiplexors" to --multiplexers--.

Page 8, line 12, cancel "a".

Page 8, line 13, change "bus" to --buses--.

Page 10, lines 3, 31, and 35, change "multiplexor" to --multiplexer--.

Page 10, line 29, change "if" to --is--.

Page 12, line 22, change "synchronising" to --synchronizing--.

Page 12, line 34, change "in" to --in a--.

IN THE CLAIMS:

Cancel Claims 1-5.

Please add the following claims:

6. An apparatus, comprising:

a first processor comprising a core, a program memory and a local memory;

a second processor comprising a core, a program memory and a local memory;

a synchronizing circuit for coupling said core of said first processor to said core of said second processor; and

a memory circuit for coupling said local memory of said first processor to said local memory of said second processor.

7. The apparatus of Claim 6, wherein said first processor is the main processor of said apparatus.

8. The apparatus of Claim 7, wherein said first processor is a microprocessor.

9. The apparatus of Claim 7, wherein said first processor is a digital signal processor "DSP".

10. The apparatus of Claim 6, wherein said program memory of said first processor is ROM memory.

11. The apparatus of Claim 6, wherein said local memory of said first processor is RAM memory.

12. The apparatus of Claim 6, wherein said local memory of said second processor is ROM memory.

13. The apparatus of Claim 6, wherein said local memory of said second processor is RAM memory.

14. The apparatus of Claim 6, wherein said memory circuit for coupling said local memory of said first processor to said local memory of said second processor is physically separate from said first and second processors.

15. The apparatus of Claim 6, wherein said memory circuit for coupling said local memory of said first processor to said local memory of said second processor is a DPRAM memory.

16. The apparatus of Claim 6, wherein said second processor is a protocol processor.

17. The apparatus of Claim 6, wherein said synchronizing circuit ensures that only one of said first and processors utilizes said memory circuit for coupling said local memory of said first processor to said local memory of said second processor, at any one time.

18. The apparatus of Claim 6, wherein said second processor comprises:

an incremental register;

a program memory connected to the incremental register;

19. The apparatus of Claim 6, wherein an instruction set is provided to said protocol processor, comprising at least one field of execution conditions which is intended therefor and comprises at least the following classes of instructions:

integers corresponding to arithmetic and logic operations on integer numbers;

transfer corresponding to the transfer operations between a register in said protocol processor and memory;

monitoring corresponding to the monitoring of all of the operations modifying the value of an incrementation register in said protocol processor.

20. An apparatus, comprising:

a first processor core;

a first program memory coupled to said first processor core;

a first local memory coupled to said first processor core;

a second processor core;

a second program memory coupled to said second processor core;

a second local memory coupled to said second processor core;

a synchronizing circuit coupling said first processor core to said second processor core; and

a memory circuit coupling said first local memory to said second local memory.

21. The apparatus of Claim 20, wherein said first processor core, said first program memory and said first local memory comprise a processor.

22. The apparatus of Claim 20, wherein said first processor core, said first program memory, said first local memory and said memory circuit comprise a processor.

23. The apparatus of Claim 20, wherein said second processor core, said second program memory and said second local memory comprise a processor.

24. The apparatus of Claim 20, wherein said first processor core, said first program memory and said first local memory comprise a first processor and said second processor core, said second program memory and said second local memory comprise a second processor.

25. The apparatus of Claim 20, wherein said first processor core, said first program memory, said first local memory and said memory circuit comprise a first processor and said second processor core, said second program memory and said second local memory comprise a second processor.

26. A cellular radio, comprising:
a first processor;
a second processor coupled to said first processor; and
a third processor coupled to said first processor.

27. The cellular radio of Claim 26, wherein said first processor is the main processor of the cellular radio.

28. The cellular radio of Claim 26, wherein said first processor performs management and vocoder signal processing.

29. The cellular radio of Claim 26, wherein said second processor performs protocol processing.

30. The cellular radio of Claim 29, wherein said second processor is a dedicated processor adapted to bit processing.


31. The cellular radio of Claim 26, wherein said third processor performs signal processing on vectors.

32. The cellular radio of Claim 31, wherein said third processor is a dedicated processor of the array processor type.

33. The cellular radio of Claim 26, wherein said first, second and third processors operate in parallel.

Claims 6-33 stand allowable over the cited art and the application is in allowable form. Applicants respectfully request allowance of the application as the earliest possible date.

Respectfully submitted,



Ronald O. Neerings
Reg. No. 34,227
Attorney for Applicants

TEXAS INSTRUMENTS INCORPORATED
P.O. BOX 655474, M/S 219
Dallas, Texas 75265
Phone: 972/995-1804
Fax: 972/995-1804

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Gerard Chauvel, et al.

Serial No.: (Rule 60 Continuation of 07/902,191)

Filed: herewith

For: PROTOCOL PROCESSOR FOR THE EXECUTION OF A COLLECTION OF
INSTRUCTIONS IN A REDUCED NUMBER OF OPERATIONS

TIF-15767A

Examiner: D. Tran

Art Unit: 2302

AMENDMENT TRANSMITTAL FORM

Assistant Commissioner for Patents
Washington, D. C. 20231

Dear Sir:


MAILING CERTIFICATE UNDER 37 C.F.R. §1.8(A)
I hereby certify that the above correspondence is being
deposited with the U.S. Postal Service as First Class
Mail in an envelope addressed to: Assistant
Commissioner for Patents, Washington, D.C. 20231 on
July 10, 1997.


Ronald O. Neerings, Reg. No. 34,227

Transmitted herewith is a Preliminary Amendment in the above-identified application. The fee has been
calculated as shown below:

CLAIMS AS AMENDED						
	CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE	ADDITIONAL FEE
Total Claims	28	Minus	20	= 8	x \$22 =	\$ 176.00
Independent Claims	3	Minus	3	= 0	x \$80 =	\$ 000.00
TOTAL ADDITIONAL FEE FOR THIS AMOUNT						\$ 176.00

Under 37 C.F.R. §1.15(k) charge the total additional fee, and any further fees, or credit overpayment to
Deposit Account No. 20-0668. **This form is submitted in triplicate.**


Ronald O. Neerings, Reg. No. 34,227
Attorney for Applicants

Texas Instruments Incorporated
P.O. Box 655474, MS 219
Dallas, TX 75265
(972) 995-1804



07/10/97

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No. TIF-15767A

Anticipated Classification:

Class 395 Subclass

Prior Application:

Serial Number: 07/902,191Examiner Tran, D.Art Unit 2318

"EXPRESS MAILING" Mailing Label No. **EM384221510US**
 Date of Deposit: July 10, 1997. This paper is being deposited with the U.S. Postal Service Express Mail Post Office to Addressee Service under 37 CFR 1.10 on the date shown above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Assistant Commissioner for Patents
 Washington, DC 20231

Sir:

This is a request for filing a Continuation application under 37 CFR 1.60, parent not abandoned of pending prior application Serial No. 07/902,191 filed on 06/22/92 of Gerard Chauvel, Francis Aussedat, and Pierre Calippe for Protocol Processor Intended for the Execution of a Collection of Instructions in a Reduced Number of Operations.

1. ☒ Enclosed is a complete copy of the prior application, including the oath or declaration as originally filed and an affidavit or declaration verifying that it is a true copy. (See 7 and 7a for drawing requirements.)
2. ☒ The filing fee is calculated below:

CLAIMS, AS FILED, LESS ANY CLAIMS
 CANCELLED BY AMENDMENT BELOW

		NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE \$ 770.00
Total Claims	<u>1</u>	- 20 =	<u>0</u>	x \$22 =	<u>\$ 00.00</u>
Independent Claims	<u>1</u>	- 3 =	<u>0</u>	x \$80 =	<u>\$ 00.00</u>
<u> </u> Multiple Dependent Claims (A fixed surcharge, regardless of the number of such claims.)				x\$230 =	<u> </u>
TOTAL FILING FEE					<u>\$770.00</u>

3. ☒ The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 20-0668. **This form is submitted in triplicate.**
4. ☐ A check in the amount of \$ is enclosed.
5. ☒ Cancel in this application original claims 2-5 of the prior application before calculating the filing fee. (At least one original independent claim must be retained for filing purposes.)
6. ☒ Amend the specification by inserting before the first line the sentence: This is a continuation of application Serial No. 07/902,191, filed 06/22/92.
- 7a. ☐ New formal drawings are enclosed.
- 7b. ☒ Priority of application Serial No. 9107985 filed on 06/27/91 in Protocol Processor Intended for the Execution of a Collection of Instructions in a Reduced Number of Operations is claimed under 35 U.S.C. 119.